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Abstract. For many applications, cache misses are the primary perfor-
mance bottleneck. Even though much research has been performed on
automatically optimizing cache behavior at the hardware and the com-
piler level, many program executions remain dominated by cache misses.
Therefore, we propose to let the programmer optimize, who has a better
high-level program overview, needed to resolve many cache problems. In
order to assist the programmer, a visualization of memory accesses with
poor locality is developed. The aim is to indicate causes of cache misses
independent of actual cache parameters such as associativity or size. In
that way, the programmer is steered towards platform-independent local-
ity optimizations. The visualization was applied to three programs from
the SPEC2000 benchmarks. After optimizing the source code based on
the visualization, an average speedup of 3.06 was obtained on different
platforms with Athlon, Itanium and Alpha processors; indicating the
feasibility of platform-independent cache optimizations.
1 Introduction
On current processors, the execution time of many programs is dominated by
processor stall time during cache misses. In figure 1, the execution time of the
SPEC2000 programs is categorized into data cache miss, instruction cache miss,
branch misprediction and useful execution. On average, almost 50% of the exe-
cution time, the processor is stalled due to data cache misses.
Several studies on different benchmark suites have shown that capacity misses
are the dominant category of misses[7,2,8,4]. Therefore, we focus on reducing
capacity misses.
Cache misses can generally be resolved at three different levels: the hardware
level, the compiler level or the algorithm level. At the hardware level, capacity
misses can only be eliminated by increasing the cache size[7], which makes it
slower. Previous research indicates that state-of-the-art compiler optimizations
can only reduce about 1% of all capacity misses[2]. This shows that capacity miss
optimization is hard to automatize, and should be performed by the programmer.
However, cache behavior is not obvious from the source code, so a tool is needed
to help the programmer pin-point the causes of cache bottlenecks. In contrast
Fig. 1. Breakdown of execution time for the SPEC2000 programs, on a 733Mhz
Itanium1 processor. The programs are compiled with Intel’s compiler, using the
highest level of feedback-driven optimization.
to earlier tools[1,3,6,10,11,12,14,15], we aim at steering the programmer towards
platform-independent cache optimizations.
The key observation is that capacity misses are caused by low-locality ac-
cesses to data that has been used before. Since the data has already been ac-
cessed before, it has been in the cache before. However, due to low locality, it’s
highly unlikely that the cache retains the data until the reuse. By indicating
those reuses, the programmer is pointed to the accesses where cache misses can
be eliminated by improving locality.
Both temporal and spatial locality are quantified, by locality metrics, as dis-
cussed in section 2. Section 3 presents how the metrics are graphically presented
to the programmer. The visualization has been applied to the three programs
in SPEC2000 with the largest cache miss bottleneck: art, mcf and equake (see
fig. 1). A number of rather small source code optimizations were performed,
which resulted in platform-independent improvements. The average speedup of
these programs on Athlon, Alpha and Itanium processors was 3.06, with a max-
imum of 11.23. This is discussed in more detail in section 4. In section 5, con-
cluding remarks follow.
2 Locality Metrics
Capacity misses are generated by reuses with low locality. Temporal locality
is measured by reuse distance, and spatial locality is measured by cache line
utilization.
Definition 1. A memory reference corresponds to a read or a write in the
source code, while a particular execution of that read or write at runtime is a
memory access. A reuse pair 〈a1, a2〉 is a pair of accesses in a memory
access stream, which touch the same location, without intermediate accesses to
that location. The reuse distance of a reuse pair 〈a1, a2〉 is the number of unique
memory locations accessed between a1 and a2. A memory line is a cache-line-
sized block of contiguous memory, containing the bytes that are mapped into a
single cache line. The memory line utilization of an access a to memory line
l is the fraction of l which is used before l is evicted from the cache. ut
Lemma 1. In a fully associative LRU cache with n lines, a reuse pair 〈a1, a2〉
with reuse distance d < n will generate a hit at access a2. If d ≥ n, a2 misses
the cache.[2] ut
The accesses with reuse distance d ≥ n generate capacity misses. When the
backward reuse distance of access a is larger than the cache size, a cache miss
results and memory line l is fetched into the cache. If the memory line utilization
of a is less than 100%, not all the bytes in l are used, during that stay in the cache.
Therefore, at access a, some useless bytes in l were fetched, and the potential
benefit of fetching a complete memory line was not fully exploited. The memory
line utilization shows how much spatial locality can be improved.
3 Measurement and Visualization
3.1 Instrumentation and Locality Measurement
In order to measure the reuse distance and the memory line utilization, the pro-
gram is instrumented to obtain the memory access trace. The ORC-compiler[13]
was extended, so that for every memory access instruction, a function call is
inserted. The accessed memory address, the size of the accessed data and the in-
struction generating the memory access are given to the function as parameters.
The instrumented program is linked with a library that implements the function
which calculates the reuse distance and the memory line utilization. The reuse
distance is calculated in constant time, in a similar way as described in [9]. For
every pair of instructions (r1, r2), the distribution of the reuse distance of reuse
pairs 〈a1, a2〉 where a1 is generated by r1 and a2 is generated by r2 is recorded.
The memory line utilization of a reuse pair is measured by choosing a fixed
size CSmin as the minimal cache size of interest. On every access l, it is recorded
which bytes were used. When line l is evicted from the cache of size CSmin, the
fraction of bytes accessed during that stay of l in cache of size CSmin is recorded.
In the experiments in section 4, CSmin = 2
8 cache lines of 64 bytes each = 16 KB.
At the end of the program execution, the recorded reuse distance distributions,
together with the average memory line utilizations are written to disk.
A large overhead can result from instrumenting every memory access. The
overhead is reduced by sampling, so that reuses are measured in bursts of 20
million consecutive accesses, while the next 180 million accesses are skipped.
In our experiments, a slowdown between 15 and 25 was measyred The instru-
mented binary consumes about twice as much memory as the original, due to
bookkeeping needed for reuse distance calculation.
3.2 Visualization
Lemma 1 indicates that only those reuses whose distance is larger than the cache
size generate capacity misses. Therefore, only the reuse pairs with a long reuse
distance (=low locality) are shown to the programmer. Furthermore, in order
to guide the programmer to the most important low-locality reuse places in the
program, only the instructions pairs generating at least 1% of the long distances
are visualized. The visualization shows these pairs in as arrows drawn on top of
the source code. A label next to the arrow shows how many percent of the long
reuse distances were generated by that reuse pair. Furthermore, the label also
indicates the memory line utilization of the cache missing accesses generated by
that reuse pair. A simple example is shown in fig. 2.
3.3 Program Optimization
The locality measurement and visualization is performed automatically. Based
on the visualization, the capacity misses can be reduced by the programmer.
There are four basic ways in which the capacity misses, or their slowdown effect,
can be reduced.
1. Eliminate the memory accesses with poor locality altogether.
2. Reduce the distance between use and reuse for long reuse distances, so that it
becomes smaller than the cache size. This can be done by reordering compu-
tations (and memory accesses), so that higher temporal locality is achieved.
3. Increase the spatial locality of accesses with poor spatial locality. This is most
easily done by rearranging the data layout.
4. If neither of the three previous methods are applicable, it might still be
possible to improve the program execution speed by hiding their latency
with independent parallel computations. The most well-known technique in
this class is prefetching.
4 Experiments
In order to evaluate the benefit of visualizing low-locality reuses, the three pro-
grams from SPEC2000 with the high cache bottlenecks were considered: 181.mcf,
179.art and 183.equake (see fig. 1). Below, for each of the programs, the visu-
alization of the main cache bottlenecks is shown. Also, it is discussed how the
programs were optimized.
4.1 Mcf
The main long reuse distances for the 181.mcf program are shown in figure 2.
The figure shows that about 68% of the capacity misses are generated by a single
load instruction on line 187. The best way to solve those capacity misses would
be to shorten the distance between the use and the reuse. However, the reuses
of arc-objects occur between different invocations of the displayed function. So,
bringing use and reuse together needs a thorough understanding of the complete
program, which we do not have, since we didn’t write the program ourselves.
A second way would be to increase the spatial locality from 21% to a higher
percentage. In order to optimize the spatial locality, the order of the fields of the
arc-objects could be rearranged. However, this change leads to poorer spatial lo-
cality in other parts of the program, and overall, this restructuring does not lead
182:NEXT:
...
185:    for( ; arc < stop_arcs; arc += nr_group ) {
186:        if( arc->ident > BASIC ) {
187:            red_cost = bea_compute_red_cost( arc );
188:            if( (red_cost < 0 && arc->ident == AT_LOWER)
189: || (red_cost > 0 && arc->ident == AT_UPPER) ) {
...
200:    } } }
…
205:    if( basket_size < B && group_pos != old_group_pos )
206:        goto NEXT;
68.3% / sl=21%
Fig. 2. A zoom in on the major long reuse distance in 181.mcf. A single pair of
instructions produce 68.3% of the long reuse pairs. The second number (sl=21%)
indicates that the cache-missing instruction (on line 186) has a memory line
utilization of 21%.
to speedup. Therefore, we tried the fourth way to improve cache performance:
inserting prefetch instructions to hide the miss penalty.
4.2 Art
The 179.art program performs image recognition by using a neural network.
A bird’s-eye view of the main long reuse distances in this program is shown in
figure 3(a). Each node in the neural network is represented by a struct containing
9 double-fields, which are layed out in consecutive locations. The visualization
shows low spatial locality. The code consists of 8 loops, each iterating over all
neurons, but only accessing a small part of the 9 fields in each neuron. A simple
data layout optimization resolves the spatial locality problems. Instead of storing
complete neurons in a large array, i.e. an array of structures, the same field for all
the neurons are stored consecutively in arrays, i.e. a structure of arrays. Besides
this data layout optimization, also some of the 8 loops were fused, when the data
dependencies allowed it and reuse distances were shortened by it.
4.3 Equake
The equake program simulates the propagation of elastic waves during an earth-
quake. A bird’s-eye view on the major long reuse distance in this program is
shown in figure 3(b). All the long reuse distances occur in the main simulation
loop of the program which has the following structure:
– Loop for every time step (line 447–512):
• Loop to perform a sparse matrix-vector multiplication. (line 455–491)
• A number of loops to rescale a number of vectors. (line 493–507)
Most of the long reuse distances occur in the sparse matrix-vector multiplication,
for the accesses to the sparse matrix K, declared as double*** K. The matrix
is symmetric, and only the upper triangle is stored. An access to an element
has the form K[Anext][i][j], leading to three loads. The number of memory
accesses are reduced by redefining K as a single dimensional array and replacing
541:      /* Compute F1 layer - W values */
542:      tnorm = 0;
543:      for (ti=0;ti<numf1s;ti++) {
544:          f1_layer[ti].W = f1_layer[ti].I[cp] + a*(f1_layer[ti].U);
545:          tnorm += f1_layer[ti].W * f1_layer[ti].W;
546:      }
547:      tnorm =  sqrt((double)tnorm);
548:      /* Compute F1 layer - X values */
549:      for (tj=0;tj<numf1s;tj++)
550:            f1_layer[tj].X = f1_layer[tj].W/tnorm;
551:      /* Compute F1 layer - V values */
552:      tnorm =0;
553:      for (ti=0;ti<numf1s;ti++) {
554:           if (f1_layer[ti].X < theta) xr = 0;
555:           else xr = f1_layer[ti].X;
556:           if (f1_layer[ti].Q < theta) qr = 0;
557:           else qr = f1_layer[ti].Q;
558:           f1_layer[ti].V = xr + b*qr;
559:           tnorm += f1_layer[ti].V * f1_layer[ti].V;
560:      }
561:      /* Compute F1 layer - U values */
562:      tnorm = sqrt((double) tnorm);
563:      for (tj=0;tj<numf1s;tj++)
564:            f1_layer[tj].U = f1_layer[tj].V/tnorm;
565:      /* Compute F1 layer - P values */
566:      tnorm =0; tsum=0; tresult = 1;
567:      for (ti=0;ti<numf1s;ti++) {
568:        tsum = 0;
569:        ttemp = f1_layer[ti].P;
570: for (tj=0;tj<numf2s;tj++)
571:           if ((tj == winner)&&(Y[tj].y > 0))
572:                 tsum += tds[ti][tj] * d;
573:        f1_layer[ti].P = f1_layer[ti].U + tsum;
574:        tnorm += f1_layer[ti].P * f1_layer[ti].P;
575:        if (ttemp != f1_layer[ti].P) tresult=0;
576:      }
577:      f1res = tresult;
578:      /* Compute F1 - Q values */
579:      tnorm = sqrt((double) tnorm);
580:      for (tj=0;tj<numf1s;tj++)
581:            f1_layer[tj].Q = f1_layer[tj].P;
582:      /* Compute F2 - y values */
583:      for (tj=0;tj<numf2s;tj++) {
584:        Y[tj].y = 0;
585:        if ( !Y[tj].reset )
586:        for (ti=0;ti<numf1s;ti++)
587:           Y[tj].y += f1_layer[ti].P * bus[ti][tj];
588:      }
589:      /* Find match */
590:      winner = 0;
591:      for (ti=0;ti<numf2s;ti++) {
592:       if (Y[ti].y > Y[winner].y)
593:          winner =ti;
594:      }
595:    }
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(a) art
447:  for (iter = 1; iter <= timesteps; iter++) {
448:    int i,Anext, Alast,col;
449:    double vi0, vi1, vi2, sum0, sum1, sum2, value, vcol0, vcol1, vcol2, wcol0, wcol1, wcol2;
450:    for (i = 0; i < ARCHnodes; i++) {
451:      disp[disptplus][i][0] = 0.0;
452:      disp[disptplus][i][1] = 0.0;
453:      disp[disptplus][i][2] = 0.0;
454:    }
455:    for (i = 0; i < ARCHnodes; i++) {
456:      vi0 = disp[dispt][i][0];
457:      vi1 = disp[dispt][i][1];
458:      vi2 = disp[dispt][i][2];
459:      Anext = ARCHmatrixindex[i];
460:      Alast = ARCHmatrixindex[i + 1];
461:      sum0 = disp[disptplus][i][0] +
462: K[Anext][0][0] * vi0 + K[Anext][0][1] * vi1 + K[Anext][0][2] * vi2;
463:      sum1 = disp[disptplus][i][1] +
464: K[Anext][1][0] * vi0 + K[Anext][1][1] * vi1 + K[Anext][1][2] * vi2;
465:      sum2 = disp[disptplus][i][2] +
466: K[Anext][2][0] * vi0 + K[Anext][2][1] * vi1 + K[Anext][2][2] * vi2;
467:      Anext++;
468:      while (Anext < Alast) {
469: col = ARCHmatrixcol[Anext];
470: vcol0 = disp[dispt][col][0];
471: vcol1 = disp[dispt][col][1];
472: vcol2 = disp[dispt][col][2];
473: value = K[Anext][0][0]; sum0 += value * vcol0;
474: wcol0 = disp[disptplus][col][0] + value * vi0;
475: value = K[Anext][0][1]; sum0 += value * vcol1;
476: wcol1 = disp[disptplus][col][1] + value * vi0;
477: value = K[Anext][0][2]; sum0 += value * vcol2;
478: wcol2 = disp[disptplus][col][2] + value * vi0;
479: value = K[Anext][1][0]; sum1 += value * vcol0; wcol0 += value * vi1;
480: value = K[Anext][1][1]; sum1 += value * vcol1; wcol1 += value * vi1;
481: value = K[Anext][1][2]; sum1 += value * vcol2; wcol2 += value * vi1;
482: value = K[Anext][2][0]; sum2 += value * vcol0;
483: disp[disptplus][col][0] = wcol0 + value * vi2;
484: value = K[Anext][2][1]; sum2 += value * vcol1;
485: disp[disptplus][col][1] = wcol1 + value * vi2;
486: value = K[Anext][2][2]; sum2 += value * vcol2;
487: disp[disptplus][col][2] = wcol2 + value * vi2;
488: Anext++;
489:      }
490:      disp[disptplus][i][0] = sum0; disp[disptplus][i][1] = sum1; disp[disptplus][i][2] = sum2;
491:    }
492:    time = iter * Exc.dt;
493:    for (i = 0; i < ARCHnodes; i++)
494:      for (j = 0; j < 3; j++)
495:        disp[disptplus][i][j] *= - Exc.dt * Exc.dt;
496:    for (i = 0; i < ARCHnodes; i++)
497:      for (j = 0; j < 3; j++)
498:        disp[disptplus][i][j] += 2.0 * M[i][j] * disp[dispt][i][j] -
499: (M[i][j] - Exc.dt / 2.0 * C[i][j]) * disp[disptminus][i][j] -
500: Exc.dt * Exc.dt * (M23[i][j] * phi2(time) / 2.0 +
501: C23[i][j] * phi1(time) / 2.0 + V23[i][j] * phi0(time) / 2.0);
502:    for (i = 0; i < ARCHnodes; i++)
503:      for (j = 0; j < 3; j++)
504:        disp[disptplus][i][j] = disp[disptplus][i][j] / (M[i][j] + Exc.dt / 2.0 * C[i][j]);
505:    for (i = 0; i < ARCHnodes; i++)
506:      for (j = 0; j < 3; j++)
507:        vel[i][j] = 0.5 / Exc.dt * (disp[disptplus][i][j] - disp[disptminus][i][j]);
508:    i = disptminus;
509:    disptminus = dispt;
510:    dispt = disptplus;
511:    disptplus = i;
512:  }
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Fig. 3. A zoom-out view of the major long reuse distances in 179.art and 183.equake.
(a) Speedups on different
architectures
(b) Reuse distance distribution
Fig. 4. (a) Speedups and (b) Reuse distance distributions before and after op-
timization.
the accesses into K[Anext*N*9+i*3+j], leading to a single load instruction. Fur-
thermore, after analyzing the code a little further, it shows that for most of the
long reuse pairs, the use is in a given iteration of the time step loop and the reuse
is in the next iteration. In order to bring the use and the reuse closer together,
some kind of tiling transformation should be performed on the time-step loop
(i.e. try to do computations for a number of consecutive time-steps on the set of
array elements that are currently in the cache). All the sparse matrix elements
were stored in memory, and not only the upper triangle, which allows to simplify
the sparse code and remove some loop dependences. After this, it was possible
to fuse the matrix-vector multiply loop with the vector rescaling loops, resulting
in a single perfectly-nested loop. In order to tile this perfectly-nested loop, the
structure of the sparse matrix needs to be taken into account, to figure out the
real dependencies, which are only known at run-time. The technique described
in [5] was used to perform a run-time calculation of a legal tiling.
4.4 Discussion
The original and optimized programs were compiled and executed on different
platforms: an Athlon PC, an Alpha workstation and an Itanium server. For the
Athlon and the Itanium, the Intel compiler was used. For the Alpha 21264, the
Alpha compiler was used. All programs were compiled with the highest level of
feedback-driven optimization. In figure 4(a), the speedups are presented, show-
ing that most programs have a good speedup on most processors. Figure 3(b)
shows that the long reuse distances have been effectively diminished in both art
and equake. In mcf (not displayed), the reuse distances were not diminished,
since only prefetching was applied. Only for mcf on the Athlon, a slow-down
is measured, probably because the hardware-prefetcher in the Athlon interferes
with the software prefetching.
5 Conclusion
On current processors, on average about half of the execution time is caused
by cache misses, after applying hardware and compiler optimizations, making
it the number one performance bottleneck. Therefore, the programmer needs to
improve the cache behavior. A method is proposed which measures and visualizes
the reuses with poor locality, resulting in cache misses. The visualization hints
the programmer into portable cache optimizations.
The effectiveness of the visualization was tested by applying it to the three
programs with the highest cache bottleneck in SPEC2000. Based on the visual-
ization, a number of rather simple source code optimizations were applied. The
speedups of the optimized programs were measured on CISC, RISC and EPIC
processors, with different underlying cache architectures. Even after full compiler
optimization, the visualization enabled the programmer to attain speedups of up
to 11.23 on a single processor (see fig. 4). Furthermore, the applied optimizations
lead to a consistent speedup in all but one case.
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